Bachelor/ Master Thesis - Implementation of a Latch-Based Register File for RISC-V Cores (f/m/div)
InfineonAbout the role
#WeAreIn to create tiny chips and big careers.
The future won’t wait... why should you? Join us and make a difference. Whether you join as a student, intern, or trainee, you'll be part of something real - real projects, real impact, and real opportunities to grow.
Are you in?
Your role Key responsibilities in your new role Build your technical foundation: Get familiar with Infineon’s code generation framework, RISC-V processor architectures, and register-file implementations Develop latch-based register-file solutions: Investigate latch-based storage architectures and clocking schemes for processor register files, then develop and implement a configurable latch-based register-file solution Evaluate implementation options: Assess different implementation options with respect to timing, area, power, and robustness Analyze design-for-testability: Analyze DFT aspects and compare latch-based and flip-flop based approaches Integrate your work: Integrate the solution into the code-generation framework and generate implementations for various RISC-V cores Verify and validate: Perform functional verification, synthesis, and implementation studies Contribute to research: Contribution to a publication is desired
Your profile Qualifications and skills to help you succeed Education: Bachelor's or master's student in Computer Science, Electrical Engineering, or similar Interests: Bring a background in design, synthesis, timing analysis, and simulation of digital circuits using (System-)Verilog or VHDL Knowledge: Have an understanding of digital design concepts such as latches, flip-flops, clock gating, and DFT Skills: Proficiency in Python, Linux, and Git; programming skills are a must Experience: Ideally, have experience with processor microarchitecture and RISC-V Availability: You are available for an upfront internship to get familiar with some of techniques before the thesis starts Language skills: Fluent English skills, both written and spoken; German is a plus Please a
Similar internships
Master Thesis - Development of Trustworthy Agentic AI (f/m/div)
Infineon · Munich, Bavaria, Germany
Master Thesis - System Development Wireless Audio Tag (f/m/div)
Infineon · Munich, Bavaria, Germany
Master Thesis - mm-Wave Circuit Design for Radar Applications (f/m/div)
Infineon · Munich, Bavaria, Germany
Bachelor's or Master's thesis: Chemical Technology (all genders)
Fraunhofer-Gesellschaft · Straubing, Bavaria, Germany
Bachelor's/Master's Thesis: A comparative study of sinter pastes & preforms for inductive sintering
Fraunhofer-Gesellschaft · Chemnitz, Saxony, Germany
Master Thesis: Process Chain Development for the Laser-Based Fabrication of Micro-Optics
Fraunhofer-Gesellschaft · Aachen, North Rhine-Westphalia, Germany
Bachelor's or Master's thesis - Prototype Development of Detachable Cell Contacts for Pouch Cells
Fraunhofer-Gesellschaft · Darmstadt, Hesse, Germany
Master Thesis Stability Analysis of Running-In Processes Using Entropy-Based Methods
Bosch Group · Renningen, Baden-Württemberg, Germany